Thermal stress analysis of the low-k layer in a flip-chip package, Microelectronic Engineering, 163, 78–82, 2016