硅通孔及硅转接板

Si Interposer Frontend Process Capabilities
10 x 100um Void free filling
Min. 40um pitch of micro bump
2-layer RDL routing layout
RDL Line/Space: min.10um/10um
Process Capabilities
TB/DB
Wafer thinning
Low cost via reveal
Double-sided RDL & bumping




中文
English
苏公网安备 32021402001899号