华进半导体
×
首页
多物理场建模与测试验证技术
关于我们
公司简介
总经理致辞
产业地图
企业文化
公司荣誉
资质认证
合作伙伴
招聘信息
联系我们
新闻资讯
最新资讯
党群天地
行业新闻
华进活动
技术论文
行业报告
技术服务平台
先进封装设计仿真平台
8吋&12吋晶圆级封装技术平台
基板封装技术平台
测试和失效分析平台
关键技术
系统设计与集成工艺协同优化技术
多物理场建模与测试验证技术
基于硅桥埋入的扇出型封装集成技术
晶圆级系统集成技术
2.5D集成技术与APDK套件开发
D2W混合键合与异质集成技术
基于三维集成的光电合封技术
Via-last TSV技术
产品服务
服务范围
服务流程
知识产权
加入我们
人才理念
员工关怀
成为华进人
招聘简章
投诉与反馈
中文
English
最新资讯
党群天地
行业新闻
华进活动
技术论文
行业报告
新闻资讯
新闻资讯
News
09-27
2019
Thermo-mechanical reliability analysis of a RF SiP module based on LTCC substrate, Microelectronics Reliability, 79, 38-47, 2017
了解更多
09-27
2019
Experimental and Numerical Study of 3D Stacked Dies under Forced Air Cooling and Water Immersion, Microelectronics Reliability, 74, 34–43, 2017
了解更多
09-27
2019
Design and fabrication of a small-form transmitter optical subassembly for 100Gbps short reach optical interconnect, Microwave and Optical Technology Letters, 59(12), 3181-3185, 2017
了解更多
09-27
2019
A wet etching approach for the via-reveal of a wafer with through silicon vias, Microelectronic Engineering, 179:31-36, 2017
了解更多
09-27
2019
Design and implementation of a rigid-flex RF front-end System-in-Package, Microsystem Technologies, 23(10), 4579–4589, 2017
了解更多
09-27
2019
Design and implementation of a high-coupling and multi-channel optical transceiver with a novel packaging structure, IEEE TRANSACTIONS ON COMPONENTS,PACKAGING AND MANUFACTURING TECHNOLOGY, 7(11), 1882 – 1890,2017
了解更多
09-27
2019
Fabrication and performance analysis of a high-coupling-efficiency and convenient-integration optical transceiver, Optoelectronics Letters, 13(4), 0250-0253, 2017
了解更多
09-27
2019
Experimental Verification and Optimization Analysis of Warpage for Panel Level Fan-out Package IEEE Transactions on Components, Packaging and Manufacturing Technology, 7(10), 1721-1728, 2017
了解更多
09-27
2019
A MEMS thermal shear stress sensor produced by a combination of substrate-free structures with anodic bonding technology, Applied Physics Letters, 109(2),023512-1/023512-5,2016.
了解更多
09-27
2019
Stress analysis and parametric studies for a ultralow-k chip in the flip chip process,Microelectronics Reliability, 65, 198-204, 2016
了解更多
第一页
上一页
48
49
50
51
52
53
54
下一页
最后一页